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We discuss a method for increasing the eﬀective sampling rate of binary A/D converters using an architecture that is inspired by bi-
ological neural networks. As in biological systems, many relatively simple components can act in concert without a predetermined
progression of states or even a timing signal (clock). The charge-fire cycles of individual A/D converters are coordinated using
feedback in a manner that suppresses noise in the signal baseband of the power spectrum of output spikes. We have demonstrated
that these networks self-organize and that by utilizing the emergent properties of such networks, it is possible to leverage many
A/D converters to increase the overall network sampling rate. We present experimental and simulation results for networks of
oversampling 1-bit A/D converters arranged in single-layer integrate-and-fire networks with inhibitory connections. In addition,
we demonstrate information transmission and preservation through chains of cascaded single-layer networks.
Keywords and phrases: spiking neurons, analog-to-digital conversion, integrate-and-fire networks, neuroscience.
1. INTRODUCTION
The diﬃculty of achieving both high-resolution and high-
speed analog-to-digital (A/D) conversion continues to be a
barrier in the realization of high-speed, high-throughput sig-
nal processing systems. Unfortunately, A/D converter im-
provement has not kept pace with conventional VLSI and, in
fact, their performance is approaching a fundamental limit
[1]. Transistor switching times restrict the maximum sam-
pling rate of A/D converters. State-of-the-art high-frequency
transistors have cutoﬀ frequencies, fT , of 100GHz or more.
Unfortunately, A/D converters cannot operate with multiple
bit resolution at the limit of the transistor switching rates due
to parasitic capacitance and the limitations of each architec-
ture. There also exist thermal problems with A/D convert-
ers due to the high switching rates and transistor density.
Electronic A/D converters with 4-bit resolution and sam-
pling rates of several gigahertz have been achieved [2]. How-
ever, the maximum sampling rate for A/D converters with a
more useful 14-bit resolution is 100MHz. Presently, it is not
possible to obtain both a wide bandwidth and high res-
olution, which limits the potential applications. A typical
method for increasing the sampling rate is to use multiplex-
ers to divert the data stream tomultiple A/D converters. After
data conversion, the binary data is reintegrated into a con-
tinuous data stream using a demultiplexer (see Figure 1). In







Figure 1: A typical scheme for increasing the sampling rate is to use
multiple analog-to-digital converters in a mux-demux architecture.
The performance of this architecture is limited by mismatch and to
a lesser degree, timing error.
theory, the sampling rate can be increased by a factor equal
to the number of individual converters. In practice, the mis-
match between each converter limits the performance of such
systems. To minimize the eﬀects of timing error, the multi-
plexers are usually implemented using optical components.
Although recent advances in optical switches and architec-
tures may improve the performance of A/D converters, it will
be many years before commercial optical or hybrid convert-
ers are available.
Recently, innovative approaches to A/D conversion mo-
tivated by the behavior of biological systems have been inves-
tigated. The ability of biological systems with imprecise and
slow components to encode and communicate information
at high rates has prompted interest in the communication
and signal processing community [3, 4, 5].
An analogy can be made between biological sensory sys-
tems and electronic A/D converters. Sensory organs are ba-
sically translating continuous analog input into a digital rep-
resentation of that information. The primary diﬀerence be-
ing that all biological sensors rely on neurons to detect and
transmit information. The operation of a single neuron is
relatively simple. Neurons receive signals from the environ-
ment and other neurons through branched extensions, or
dendrites, that conduct impulses from adjacent cells inward
toward the cell body. A single nerve cell may possess thou-
sands of dendrites, which form connections to other neurons
through synapses. The aggregate input current from all of
these other cells is accumulated (integrated) by the soma (cell
body). Once the accumulated charge on the neuron reaches
a threshold value, it fires, releasing a voltage pulse down its
axon, which is usually connected to many other neurons. To
continue the analogy, an output pulse corresponds to a bi-
nary “one.” Although the amount of information that a sin-
gle neuron can transmit is limited to a single bit, networks
of spiking neurons are able to transmit relatively large sig-
nal bandwidths by modulating the collective timing of their
output pulses [6, 7].
Compared to electronic components, neurons are decid-
edly imperfect. They operate asynchronously and have a lim-
ited firing rate of approximately 500Hz [8]. The threshold
voltage for each neuron is slightly diﬀerent and even changes
over time for a single neuron. In addition, neurons suﬀer
from relatively large timing jitter compared to their firing
















Figure 2: Representation of a single neuron using electronic com-
ponents. The input is connected to an integrating amplifier. When
the output of the integrating amplifier reaches a threshold defined
by VT , the comparator output changes to high. Subsequently, the
one-shot produces an output pulse, which triggers the switch that
grounds the amplifier voltage. This circuit operates asynchronously,
analogously to a biological neuron.
able that biological systems are able to perform A/D conver-
sion so eﬀectively. With our various senses, we are able to
experience the environment in remarkable detail. Our sen-
sory organs function even though neurons may be lost over
time. In fact, the loss of neurons does not significantly de-
grade their performance.
Most importantly, the maximum sampling rate of a bio-
logical sensor system is not strictly limited by the firing rate
of a single neuron. In fact, collections of neurons are able
to conduct signals with bandwidths that are as much as 100
times larger than their firing rates. This ability suggests that,
in A/D converters of very high speed and precision, where elec-
tronic/photonic devices also appear slow and imprecise, neural
architectures oﬀer a path for advancing the performance fron-
tier.
2. ANALOGY BETWEEN NEURONS
AND SIGMA-DELTAMODULATION
Each neuron can be thought of as an A/D converter and, in
fact, a direct comparison can be made between a single neu-
ron and a first-order 1-bit Σ−∆modulator (see Figures 2 and
3) [9, 10]. The discrete time integrator, quantizer, and digital-
to-analog converter (DAC) in Figure 3 can be represented
by the integrating amplifier, comparator, and switch, respec-
tively, in Figure 2. A Σ − ∆ converter is a type of error diﬀu-
sion modulator whereby the quantization noise produced by
the converter is shifted to higher frequencies. In a Σ−∆ con-
verter, for every doubling of the sampling frequency, we in-
crease the signal-to-noise ratio (SNR) by 9 dB. We can com-
pare this result to that obtained by just oversampling which
provides 3 dB for every doubling of the sampling frequency.
The noise shaping in Σ − ∆ modulation evidently provides
a significant SNR advantage over oversampling alone. This
technique can also be extended to higher-order Σ − ∆ ar-
chitectures that employ second- or third-order modulators
with the resulting decreased noise and increased circuit com-
plexity. We can write the eﬀective number of bits, beﬀ , for an



















Figure 3: Block diagram of a first-order Σ − ∆ modulator indicating the discrete time integrator, quantizer, and feedback path utilizing a
digital-to-analog converter. The output data y[n] is subsequently lowpass filtered and decimated by a digital postprocessor.








where M is the frequency oversampling ratio [11]. An addi-
tional N + 1/2 bits of resolution are obtained for every dou-
bling of the sampling frequency.
Due to the feedback, nonlinearities in the quantizer or
the DAC will significantly degrade the noise performance of
a Σ−∆ converter. Usually, to avoid these nonlinearities, Σ−∆
converters are operated with a resolution of only one bit, fur-
thering the comparison between neurons and Σ−∆A/D con-
verters. In this case, the quantizer can be thought of as a com-
parator and the DAC as a switch. For a 1-bit Σ− ∆ converter
to have reasonable SNR, the oversampling ratio must be rel-
atively large compared to the signal bandwidth. In general,
1-bit Σ − ∆ modulators are operated at sampling rates that
are at least a factor of a hundred larger than the signal band-
width for audio applications.
Conversely, collections of neurons coordinated using
feedback realize apparent sampling rates that are much larger
than the sampling rate of an individual neuron. Clearly, the
strength of the biological approach results from the collective
properties of many neurons and not the action of any single
neuron. The question remains, how do we organize multiple
neurons to cooperate eﬀectively?
3. SINGLE-LAYER INTEGRATE-AND-FIRE NETWORKS
WITH INHIBITORY CONNECTIONS
3.1. Background
In a biological system, many neurons operate on the same
input current in parallel, with their spikes added to pro-
duce the system output. Biological systems do not rely on a
single neuron for A/D conversion. Because the same overall
network-firing rate can be achieved with a lower individual
neuron-firing rate, we would expect an advantage from us-
ing multiple neurons. However, in order to gain such an ad-
vantage, we must arrange for multiple neurons to cooperate
eﬀectively. Otherwise, neurons would fire at random times
and occasionally; neurons would fire at approximately the
same time. It has been hypothesized that feedback mech-
anisms in collections of neurons coordinate the charge-fire
cycles. These neural connections cause temporal patterns in
the summed output of the network, which result in enhanced
spectral noise shaping and improved SNR[8].
Input +
Output
Figure 4: In a single-layer maximally connected network, the out-
put of the network is subtracted from the input of every neuron.
With suﬃcient negative feedback, this architecture insures thatmul-
tiple neurons do not fire simultaneously.
Figure 5: An alternative view of a maximally connected network.
Each neuron (gray circle) is connected to all other neurons and to
itself.
The most direct method (although not necessarily the
optimal method) is to use negative feedback so that when a
neuron fires, it inhibits nearby neurons from firing (Figures
4 and 5) [8, 12, 13]. An analogous negative feedback mecha-
nism exists in biological systems, which is termed “lateral in-
hibition.” In the retina of most organisms, for example, pho-
toreceptors that are stimulated inhibit adjacent ones from fir-
ing. The overall eﬀect is to enhance edges between light and
dark image areas. This architecture also must be responsible
for coordinating neurons so that the eﬀective “SNR” of im-
ages that are received by the brain is increased.














Figure 6: The regular spacing between firing times can be under-
stood by considering the charge curve of the integrating amplifier.
After any circuit in the network fires, a voltage, ∆V = K , is sub-
tracted from all other circuits. Although the voltage decrements are
identical, each circuit experiences a diﬀerent time setback depend-
ing on its position on the charge curve.
It may be apparent that the architecture in Figure 4 re-
sembles the mux-demux architecture described at the begin-
ning of this paper (see Figure 1). The major diﬀerences are:
(1) the circuit operates asynchronously. The timing be-
tween successive output spikes is determined by the
self-organizational properties of the network. There is
no need for precise timing and switching;
(2) mismatch between components does not appreciably
degrade the network performance (each A/D converter
uses only 1 bit). Due to the emergent behavior of the
network, diﬀerences in the performance of each neu-
ron actually improve the overall network performance.
A certain amount of randomness in the system is nec-
essary to avoid synchronization of neurons;
(3) loss or malfunction of a component or multiple com-
ponents will produce a modest graceful (linear) degra-
dation of the network performance. In typical (pulse
codemodulation) A/D converters, the loss ormalfunc-
tion of any component immediately results in a com-
plete failure of the system.
Without feedback to coordinate the individual neuron-
firing times, the network output would comprise a Poisson
process with a rate proportional to the instantaneous value of
the input signal. For a fixed single neuron-firing rate, noise
power would be uniformly distributed with total power pro-
portional to the number of neurons and their base-firing
rate [8, 14]. Negative feedback regulates the firing rate of the
network so that firing times are evenly spaced, assuming a
constant input. Hence, the spectrum of noise in the output
spike train is shaped, leaving the low frequencies of the signal
baseband comparatively noise-free. This noise shaping im-
proves SNR substantially, just as it does in a Σ−∆modulator.
The regular spacing between firing times can be under-
stood by considering the charge curve of a particular in-
tegrating amplifier (see Figure 6). Because we have a leaky
integrator (due to RF , see Figure 2), the shape of the curve
is increasing but concave downward. After any neuron in the
network fires, a voltage, ∆V = K , is subtracted from all other
neurons. Although the voltage decrements are identical, each
neuron experiences a diﬀerent time setback depending on its
position on the charge curve. Neurons that are almost ready
to fire receive a larger time setback than those at the begin-
ning of the charge curve. The overall result is to space the
firing events evenly in time. We can also notice that after any
neuron has fired, there is a refractory period during which all
other neurons cannot fire. At the end of this refractory pe-
riod, a spike occurs in any fixed time interval with uniform
probability proportional to the network input voltage [15].
We have observed that, in simulations as well as bread-
board prototypes, self-stabilization of a network of 1-bit A/D
converters or neurons will occur spontaneously using spe-
cific sets of parameters. After which, the neurons will fire in
a fixed order with each always following the same one of its
peers. This condition is not an obvious outcome considering
that we can apply any time dependent input signal to the net-
work. In a previous paper, we have demonstrated through a
deterministic argument that convergence to a stable state is
guaranteed under certain initial conditions [15].
The network in Figure 4 is maximally interconnected so
that after each neuron fires, it inhibits all other neurons from
firing for a short time. For large numbers of circuits, this in-
terconnection methodmay not be practical due to the wiring
complexity. However, even if only nearby circuits are inhib-
ited, this feedback architecture will still result in improved
A/D converter performance [8].
3.2. Motivation
In designing an A/D converter consisting of a network of bi-
nary converters, we are primarily interested in the network-
firing rate, the output noise, the signal-to-quantization noise
ratio (SQNR), and the maximum input frequency. We have
written equations for each of these parameters below. We
are presently investigating harmonic performance (linearity)
and intermodulation distortion although they are not dis-
cussed in this work.
3.3. Simulation details
We have modeled networks of maximally connected
integrate-and-fire neurons depicted in Figures 2 and 4 us-
ing (2). In the simulations, we have used a temporal reso-
lution of ∆ = 1microsecond, which is approximately 100
times shorter than the time between output pulses, so that
the circuit can be modeled as though it was operating asyn-
chronously. The input is defined by a constant voltage VC
and a variable signal with an amplitude of VS at a single
frequency, f0. In simulations, after the neuron reached the
threshold voltage, VT , its voltage was reset to zero. The simu-
lations were run for two seconds and the first second of data
was ignored. If multiple neurons fired during the same time
interval, they were added together.
The output of the network consists of a train of spikes
whose rate is modulated by the incoming signal. The out-
put therefore has relatively small noise power at low fre-
quencies and then a sudden increase in the noise spectrum
2070 EURASIP Journal on Applied Signal Processing
at frequencies near the output spike-firing rate (and its har-
monics). Therefore, to operate as an A/D converter we must
operate at input frequencies much less than the output spike-
firing rate. We have defined a parameter, the noise-shaping
cutoﬀ frequency, fNS, to describe the sudden increase in the
noise spectrum power and thus the maximum input fre-
quency as well.
The maximum network performance is achieved by us-
ing the shortest possible feedback signal. Longer time feed-
back signals correspond to uncertainty in the network-firing
time and therefore reduce correlations between neuron out-
put spikes. Since we are designing an A/D converter, and
are thus interested in maximizing SQNR, the feedback sig-
nal used was always a square wave pulse. In the simulations,
the pulse was always as short as possible (its length was equal
to the temporal resolution of the simulation, tP = ∆).
3.4. Theory






















where Vi(t) is the voltage on each neuron (output of each
integrating amplifier), K is the feedback constant in volts,
and tmj are the firing times for the jth neuron. The gain and
the time constant of each integrating amplifier are defined
as α = 1/RIC and τM = RFC, respectively. The decay time
constant of the amplifier, τM , is analogous to the membrane
decay time constant of a neuron.
The firing rate and noise spectrum have been derived
separately by Mar et al. [14] and Gerstner and Kistler [6].
In those papers, the average behavior of multiple neurons ar-
ranged in a network was treated analytically using a stochas-
tic equation to describe the population rate. Using those re-





If we assume that the quantization noise can be described by
a Poisson process, we can estimate the quantization noise as
σ2 = FN∆. If we limit our feedback to a pulse shape, using
the results of Mar et al. [14] we can write the noise power
spectrum as
P( f ) = FN∆∣∣1 + (nαK/π f VT) sin (π f tp)∣∣2 . (4)
This noise formula provides an overestimate of the quantiza-
tion noise since the spacing between successive spikes can be
extremely constant due to the network inhibition. However,
given that the uniformity of the spike spacing is a function of
the network stabilization and self-organization, it is diﬃcult
to write a general analytical expression for the noise.
Using (3), we can estimate the SQNR at low frequencies
compared to the noise-shaping cutoﬀ ( f0  fNS) as
















for n maximally connected neurons. From (3) and (5), we
should expect an increase in the SQNR by using multiple
neurons. The signal is proportional to n2 while FN , and there-
fore the noise, saturates above a critical number of neurons
[14]. Therefore, the SNR increases first as n and then eventu-
ally n2. To draw parallels with traditional A/D converter ar-














From (4), we see that the noise power can be reduced
by minimizing the pulse width tp. In fact, it appears that
for an infinitely small pulse width, the noise-shaping cut-
oﬀ will be infinitely large. However, the noise floor is deter-
mined by (4) only at frequencies that are small compared to
the noise-shaping cutoﬀ frequency and hence the firing rate
( f0 < fns ∼ FN ). The overall noise spectral density curve will
be a combination of the noise from (4) and the noise power
of the spike train harmonics. Thus, the noise floor is rela-
tively flat until the noise-shaping cutoﬀ frequency at which
point the noise increases dramatically. If the feedback is large
(K > VC/(tPFN )), the noise-shaping cutoﬀ frequency, fNS,









If the inhibition is relatively small, every neuron will act











Hence, one of the primary advantages of the inhibition
is to increase the bandwidth (maximum possible input fre-
quency) of the network. We can also notice that if the vari-
able part of the signal is equal to the constant input,VS = VC ,
then the noise-shaping cutoﬀ is at zero frequency and the
noise-shaping bandwidth is zero.
The simulated noise-shaping cutoﬀ frequency fns versus
the variable part of the input signal VS is shown in Figure 7.
The straight line represents the theory from (7). The verti-
cal and horizontal axes have been scaled by the overall net-
work firing rate and the constant portion of the input, re-
spectively. We can understand (7), by considering the case
where VS = 0 (upper left portion of Figure 7). In this case,
Analog-to-Digital Conversion Using IF Networks 2071
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Figure 7: The simulated noise-shaping cutoﬀ frequency fns ver-
sus the variable part of the input signal VS. The straight line rep-
resents the theory from (7). The vertical and horizontal axes have
been scaled by the overall network-firing rate and the constant
portion of the input, respectively. The output spikes for individ-
ual neurons are not perfectly correlated, and hence the simulated
curve approaches the theory from below (n = 100, f0 = 100Hz,
VC = 4V, VT = 1mV, C = 1 µF, RI = 722 kΩ, RF = 1MΩ,
tP = ∆ = 1microsecond, K = 5 kV).
the output consists of a constant train of spikes with all spikes
equally spaced apart. The spectrum of such a spike train is
defined by narrow peaks at the output-firing rate and its
harmonics (since there is only a single temporal periodic-
ity). The noise-shaping cutoﬀ frequency is then equal to the
firing rate. As we increase VS, the time between successive
spikes can vary over a range determined by VS/VC . Hence,
the noise-shaping cutoﬀ frequency is the inverse of the largest
distance between successive spikes. However, in a network of
multiple neurons, the feedback cannot perfectly organize the
firing times and the time between each successive spike will
vary slightly, that is, the output spikes for individual neurons
are not perfectly correlated. Hence, the actual noise-shaping
frequency cutoﬀ will always be less than that given in (7) (in
Figure 7, the simulated curve approaches the theory from be-
low).
In fact, the SQNR will continue to increase as long as
the time between firings is larger than the pulse width and
the self-stabilization properties of the network are not com-
promised. The reason for the increased SQNR is straightfor-
ward; we are simply oversampling the signal by an increased
rate, which is proportional to n. The oversampling rate of our
network can be written as the frequency oversampling mul-







where FN is the firing rate of the network, fB is the required
signal bandwidth, and n is the number of neurons. We have
demonstrated arbitrarily high SNRs in simulations by using
shorter pulses and higher firing rates.
Although, using multiple neurons will increase the pos-
sible SQNR of the network, we could achieve the same eﬀect
by using a single-neuron circuit with a higher sampling rate.
However, at high frequencies where conventional electronics
are limited, increasing the sampling rate may not be possible.
3.5. Network leverage
The primary benefit of using a network of neurons is that the
individual sampling rates can be lower than for a single neu-
ron. If all of the neurons are firing, we expect that the maxi-
mum network input frequency is approximately equal to n
times an individual neuron-firing rate. For example, con-
sider the simulated power spectral density (PSD) for a single
neuron with a 100Hz sinusoidal input shown in Figure 8a.
The firing rate, FN , for this simulation was 5500Hz and the
SQNR was 75 dB. In Figure 8b, we have plotted the PSD for
a network of 1000 neurons arranged with maximally con-
nected negative feedback. The feedback value, K , had been
adjusted so that the network operates at the same firing
rate as the single neuron, 5500Hz. However, the individual
neuron-firing rates in the network were only 5.5Hz. Amaz-
ingly, individual neurons firing at 5.5Hz are able to process a
signal as high as the noise-shaping cutoﬀ of 2.4 kHz.
By using a network of 1000 neurons, we have been able to
achieve a network bandwidth that is 2400/5.5 = 440 times that
of a single neuron! At high frequencies, where electronic com-
ponent speeds are limited by transistor switching rates and
conventional electronics appear slow and imprecise, this ar-
chitecture oﬀers a method for increasing the maximum sam-
pling rate. Conventional 1-bit A/D converters operate at sam-
pling rates of up to 100MHz. If we are able to coordinate
multiple converters using feedback in an integrate-and-fire
network, we should be able to achieve a network sampling
rate approaching n× 100MHz.
As with any circuit improvement, we pay a price in com-
plexity. While the network sampling rate increases as n, the
number of circuit interconnections increases as n2. We will
eventually reach a limit where the number of interconnec-
tions is not practical using VLSI. We note that the perfor-
mance of a maximally connected network is only marginally
superior to a locally connected network [8]. Therefore, it is
not necessary for every neuron to be connected to every other
neuron directly. However, the timing precision for each cir-
cuit must be maintained to obtain the SNR increases. The
firing pulse delay and the pulse jitter will determine the min-
imum eﬀective pulse width, tp, that we can use. Fortunately,
this system is relatively immune to timing jitter and inconsis-
tencies in pulse sizes, and so forth. In fact, the system actually
requires some randomness to operate, which is why in some
simulations, we have set the gain to a distribution of values.
If all of the randomness is removed, multiple neurons tend to
synchronize resulting in nonlinear output and reduced noise
shaping.
2072 EURASIP Journal on Applied Signal Processing






























Figure 8: (a) The PSD for a single neuron with a 100Hz sinusoidal input. The SQNR for this simulation was 75 dB and the firing rate was
5500Hz. (b) The PSD for 1000 neurons with a 100Hz sinusoidal input. The network-firing rate was 5500Hz while the individual neuron-
firing rate was only 5.5Hz ( f0 = 100Hz, VC = 4V, VS = 2V, VT = 1mV, C = 1 µF, RI = 722 kΩ, RF = 1MΩ, tP = ∆ = 1microsecond,
K = 5 kV (b only)).
0 100 µs
Time
Figure 9: The measured output spike times for individual neurons
in a four-neuron breadboard circuit operating at approximately a
200 kHz rate. The spikes are spaced out evenly due to the network
self-organization.
3.6. Experimental results
Thus far, we have constructed breadboard and printed cir-
cuit board prototypes with four 1-bit A/D converters coordi-
nated using negative feedback. A single 1-bit A/D converter
circuit consists of an integrator, comparator, one-shot, and
analog switch. To simplify the design, we have used the ide-
alized schematic in Figure 2 instead of the transistor circuit
that is typically used [16, 17]. The integrator and compara-
tor are based on the LF411 operational amplifier. Since the
open loop gain of the amplifier determines the maximum
sampling rate of each neuron, the LF411 operational ampli-
fier will eventually be replaced by a more suitable compo-
nent. The one-shot (or monostable multivibrator) and the
analog switch (transmission gate or quad bilateral switch)
are also both commercially available items. We have mea-
sured the output from our prototype boards using a PCI















Figure 10: The measured power spectral density for a four-neuron
breadboard network operating at approximately a 63.5 kHz rate
( f0 = 1 kHz, VC = 2V, VS = 1V, VT = 0.95V, C = 220 pF,
RI = RF = 120 kΩ, tP = ∆ = 1microsecond, K=25V).
6601 counter board and Labview software and are satisfied
that it matches the expected performance from simulations.
The measured output spike times for each individual neu-
ron in a four-neuron breadboard circuit operating at ap-
proximately a 200 kHz rate is shown in Figure 9. The actual
spike width was measured using an oscilloscope as approx-
imately 2microseconds. The even spacing between spikes is
evidence of the self-organization of the network produced by
the negative feedback. The PSD of the combined four-neuron
output operating at a 63.5 kHz rate is shown in Figure 10.
The noise-shaping cutoﬀ is evident at approximately 40 kHz.
Analog-to-Digital Conversion Using IF Networks 2073
































Figure 11: The power spectral density for the output of the first cascaded stage (a) and the fifth cascaded stage (b). Each stage consisted of
100 neurons arranged with maximally connected feedback. ( f0 = 100Hz, VC = 4V, VS = 2V, VT = 1mV, C = 1 µF, RI = [666 kΩ, 1MΩ],
RF = 1MΩ, tP = ∆ = 1microsecond, K = 10V, gain between stages = 500.) The input resistor, RI , was set to a uniform random variable
over the range from 666 kΩ to 1MΩ to discourage neuron synchronization.
The nonlinearities near 20 kHz are related to the parasitic ca-
pacitance between various elements on the breadboard. In
fact, the major limitation to producing larger networks thus
far is the parasitic inductance and capacitance due to the
breadboard and the wire lengths used. We are currently de-
signing printed circuit board prototypes that will allow us to
combine as many as 100 1-bit A/D converter circuits in a net-
work. The goal is to eventually construct VLSI networks with
thousands of individual circuits on a single chip.
4. CASCADING NETWORKS
By connecting the output of a network of 1-bit A/D con-
verters to the input of another stage, forming a chain, it is
possible to cascade multiple networks together. In our sim-
ulations, we have kept the constant part of the signal, VC ,
equal for each stage. The varying part of the signal ampli-
tude,VS, wasmultiplied by a gain of 500 after the first stage to
prevent signal degradation. Since spikes are such short-time
events, the gain is necessary for the output signal to aﬀect the
next stage. For these simulations, if two neurons spiked in the
same time period, only one spike event was recorded.
It may seem apparent that the signal would be transmit-
ted without loss given that, if we had added a lowpass filter
after each stage, the input to each subsequent stage would be
approximately the original first-stage input sine wave. How-
ever, since without filtering the output signal for each stage
consists entirely of spikes, it is not obvious that we will be
able to transmit information from stage to stage without loss.
The simulated PSD for the first (a) and fifth stage (b) of
a cascaded chain with 100 1-bit circuits per stage is shown
in Figure 11. By the fifth stage, most of the noise shaping has
disappeared and the harmonics have increased. For this set of
parameters, the SQNR diminished for the first few stages but
then eventually reached an equilibrium where the SQNR re-
mained constant for an unlimited number of stages. Interest-
ingly, the spike pattern between stages is not identical. Analo-
gously to biological systems, the informationmoves in a wave
down the chain, where the output of each stage is only statis-
tically coordinated with the output of previous stages [18].
However, if the gain is high enough, the pattern of output
spikes will remain fixed.
5. SUMMARY
We are developing an A/D converter using an architec-
ture inspired by biological systems. This architecture utilizes
many parallel signal paths that are coordinated by negative
feedback. With this approach, it should be possible to con-
struct an electronic A/D converter whose overall sampling
rate is comparable to the maximum transistor switching
rate (100GHz). The resolution of the converter will be lim-
ited only by the number of neurons that are able to oper-
ate collectively. Constructing an electronic device with hun-
dreds of cooperating circuits will present novel engineering
challenges. However, we have already constructed prototype
circuits with four 1-bit A/D converters whose performance
agrees with theoretical predictions.
Although the networks described thus far operate asyn-
chronously, at some point we may want to analyze the out-
put using a clocked digital signal processor. We have de-
scribed possible methods for the integration of clocked cir-
cuits and asynchronous IF networks in a previous paper [15].
However, the eventual goal is to analyze the output of the
integrate-and-fire network with another network of asyn-
chronous neurons.
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Up to this point, we have only considered first-order 1-
bit A/D circuits due to their analogy with biological neurons.
The noise-shaping frequency cutoﬀ due to error diﬀusion
can be increased by using higher-order neural circuits (see
(1)). Unfortunately, individual higher-order integrate-and-
fire circuits can become unstable [19, 20]. Nevertheless, we
believe it is possible to cascade individual circuits to form
a dual or multilayer network to obtain performance gains
without incurring instability problems.We are currently pur-
suing investigation of higher-order A/D converters with neg-
ative feedback as well as variations of the basic architecture
to improve network performance.
Cascading entire networks so that the output of one net-
work becomes the input to the next network has shown that
it is possible to transmit signals in this manner without loss
of information and without filtering between the stages. Al-
though the information contained in the rate coding of the
spike output is preserved, the spike pattern that carries that
information is diﬀerent from stage to stage. Analogously to
biological systems, the information is contained in the statis-
tical correlations of the spike patterns.
We have demonstrated that it is possible to develop a
high-speed A/D converter with high-resolution using net-
works of imperfect 1-bit A/D converters. The architecture
utilizes many parallel signal paths without relying on serial-
to-parallel switching circuits (mux-demux). Instead, the net-
work self-organization produced by global inhibition engen-
ders cooperation between circuits so that the sampling rate is
increased and the noise shaping and SQNR are significantly
enhanced.
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